Projects
TDS is a CAD software to generate and optimize Taylor Expansion Diagrams (TED), a novel, canonical, graph-based representation for arithmetic expressions of data flow designs. In addition to equivalence checking of high-level design specifications, TEDs can be used for optimization of mathematical expressions derived from DSP designs and other high-level design descriptions. TED adds behavioral transformation level to architectural and RTL synthesis.
Newsflash
The INCASCOUT server is up and running, there are still tons of things to do: migration of repositories, documentations, etc... but now you can contribute to speed up the process. |
Copyright © 2009 VLSI CAD Lab. All Rights Reserved.
